AND Gate Example

From ReliaWiki
Revision as of 07:58, 26 July 2012 by Lisa Hacker (talk | contribs) (Created page with '<noinclude>{{Banner BlockSim Example}}</noinclude> ===AND Gate=== <br> center|100px| <math></math> In an AND gate, the output event occurs if all input events…')
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigation Jump to search

Template:Banner BlockSim Example

AND Gate


10 1.png

[math]\displaystyle{ }[/math]

In an AND gate, the output event occurs if all input events occur. In system reliability terms, this implies that all components must fail (input) in order for the system to fail (output). When using RBDs, the equivalent is a simple parallel configuration.

AND Gate Example

Consider a system with two components, [math]\displaystyle{ A }[/math] and [math]\displaystyle{ B }[/math] . The system fails if both [math]\displaystyle{ A }[/math] and [math]\displaystyle{ B }[/math] fail. Draw the fault tree and reliability block diagram for the system. The next two figures show both the FTD and RBD representations.

2.png




10 3.png



The reliability equation for either configuration is:


[math]\displaystyle{ {{R}_{System}}={{R}_{A}}+{{R}_{B}}-{{R}_{A}}\cdot {{R}_{B}} }[/math]


The figure below shows the analytic equation from BlockSim 8.

AND gate.png