AND Gate: Difference between revisions

From ReliaWiki
Jump to navigation Jump to search
(Created page with '===AND Gate=== <br> center <br> <math></math> In an AND gate, the output event occurs if all input events occur. In system reliability terms, this implies th…')
 
No edit summary
Line 1: Line 1:
===AND Gate===
This page describes the AND gate and it's applications in Fault Tree diagrams used in Reliability and Safety Engineering.
<br>
<br>
[[File:I10.1.gif|center]]
[[File:I10.1.gif|center]]

Revision as of 00:26, 16 July 2011

This page describes the AND gate and it's applications in Fault Tree diagrams used in Reliability and Safety Engineering.

I10.1.gif


[math]\displaystyle{ }[/math]

In an AND gate, the output event occurs if all input events occur. In system reliability terms, this implies that all components must fail (input) in order for the system to fail (output). When using RBDs, the equivalent is a simple parallel configuration.

Example


Consider a system with two components, [math]\displaystyle{ A }[/math] and [math]\displaystyle{ B }[/math] . The system fails if both [math]\displaystyle{ A }[/math] and [math]\displaystyle{ B }[/math] fail. Draw the fault tree and reliability block diagram for the system. The next two figures show both the FTD and RBD representations.
I10.2.gif I10.3.gif

The reliability equation for either configuration is:


[math]\displaystyle{ {{R}_{System}}={{R}_{A}}+{{R}_{B}}-{{R}_{A}}\cdot {{R}_{B}} }[/math]