AND Gate: Difference between revisions

Latest revision as of 16:59, 25 June 2015

Redirect to:

@@ Line 1: / Line 1: @@
-This page describes the AND gate and it's applications in Fault Tree diagrams used in Reliability and Safety Engineering.
+#REDIRECT [[Fault_Tree_Diagrams_and_System_Analysis]]
-In an AND gate, the output event occurs if all input events occur (or event A AND event B and event C).  When used in reliability and safety engineering an event is usualy a failure, a failure mode, or other undesirable event.
-If one is looking at system reliability with each event represnting a component of the system then this this implies that all components must fail (input) in order for the system to fail (output).  When using RBDs, the equivalent is a simple parallel configuration.
-[[File:I10.1.gif|center]]
-<br>
-<math></math>
-<br>
-====Example====
-<br>
-Consider a system with two components,  <math>A</math>  and  <math>B</math> .  The system fails if both  <math>A</math>  and  <math>B</math>  fail.  Draw the fault tree and reliability block diagram for the system.  The next two figures show both the FTD and RBD representations.
-<br>
-[[File:I10.2.gif]] [[File:I10.3.gif]]
-<br>
-<br>
-The reliability equation for either configuration is:
-<br>
-::<math>{{R}_{System}}={{R}_{A}}+{{R}_{B}}-{{R}_{A}}\cdot {{R}_{B}}</math>